


# Schematic Page Description :


- |                               |                                 |                              |
|-------------------------------|---------------------------------|------------------------------|
| 01 -- Page Description        | 21 -- PCH 1/6 (DMI/FDI/VIDEO)   | 41 -- FAN/Thermal Protection |
| 02 -- System Block Diagram    | 22 -- PCH 2/6(SATA/RTC/HDA/LPC) | 42 -- ADP AC IN              |
| 03 -- Power Map               | 23 -- PCH 3/6(PCIE/USB/CLK/NV)  | 43 -- CPU VCC_CORE (NCP5392) |
| 04 -- Power Sequence 1/2      | 24 -- PCH 4/6(GPIO/CPU)         | 44 -- VAXG (NCP5380A)        |
| 05 -- Power Sequence 2/2      | 25 -- PCH 5/6(POWER)            | 45 -- DDR3 1.5V(TPS51116)    |
| 06 -- Clock                   | 26 -- PCH 6/6(GND)              | 46 -- CPU_VTT(NCP1589A)      |
| 07 -- SMBus Block Diagram     | 27 -- MXM 3.0                   | 47 -- +12V/ HDD(NCP1587)     |
| 08 -- GPIO list               | 28 -- Audio Codec(ALC888)       | 48 -- 3V/5V PCU/S5           |
| 09 -- CLOCK GENERATOR         | 29 -- AMP (MAX9736D)            | 49 -- +1.8V/+1.05V           |
| 10 -- MCP 1/7(CLK/CTRL/MISC)  | 30-- JMB380 CR &1394            |                              |
| 11 -- MCP 2/7(DDR3 CHANNEL A) | 31 -- HDD/ODD                   |                              |
| 12 -- MCP 3/7(DDR3 CHANNEL B) | 32 -- MINI PCIE (WLAN/TV)       |                              |
| 13 -- MCP 4/7(PCIE/DMI)       | 33 -- USB/CCD/BT/MT             |                              |
| 14 -- MCP 5/7( VCCP)          | 34 -- Panel (DP/LVDS)           |                              |
| 15 -- MCP 6/7(MISC/VCC)       | 35 -- Panel (Control)           |                              |
| 16 -- MCP 7/7(GND)            | 36 -- CRT                       |                              |
| 17 -- SODIMM 1                | 37 -- EC ITE 8512N/FLASH        |                              |
| 18 -- SODIMM 2                | 38 -- NVRAM                     |                              |
| 19 -- SODIMM 3                | 39 -- I/O connector             |                              |
| 20 -- SODIMM 4                | 40 -- XDP/BRAIDWOOD             |                              |



# F01 System Block Diagram

M/B




Power Rail	Destination	Voltage	S0 Current
+VCC_CORE	Lynnfield : Default for initial power up	0.65V~1.4V 1.1V	90A(TDC)
V_AXG			
+1.1V_VTT	Lynnfield : Memory controller & shared cache Ibex Peak : DMI Ibex Peak : CPU_IO	1.045V~1.1V~1.155V 1.1V 1.05V~1.1V~1.16V	30A(TDC) 0.065A 0.001A
+1.8V	Lynnfield : Internal processor PLL Ibex Peak : Internal PLL & VRMs Ibex Peak : Dual channel NAND I/F	1.71V~1.8V~1.89V 1.71V~1.8V~1.89V 1.71V~1.8V~1.89V	1.1A 0.196A 0.156A
+1.5V_SUS	Lynnfield : CPU I/O Voltage for DDRIII DIMM :	1.425V~1.5V~1.575V	6A
SMDDR_VTERM	DDRIII Terminator:	0.75V	2A
+1.05V	Ibex Peak : VccCore Ibex Peak : Vcc core I/O buffer Ibex Peak : DMI buffer voltage Ibex Peak : Display PLL A power Ibex Peak : Display PLL B power	0.998V~1.05V~1.1V 0.998V~1.05V~1.1V 0.998V~1.05V~1.1V 0.998V~1.05V~1.1V 0.998V~1.05V~1.1V	1.629A 3.251A 0.065A 0.075A 0.075A
+1.5V	Mini PCIE : +1.5V(WLAN)		
+3V	Ibex Peak : I/O buffer voltage Ibex Peak : Display DAC Analog power CH7308 : LVDD ALC662 : DVDD Mini PCIE : +3.3V(WLAN) CAREMA	3.14V~3.3V~3.47V 3.14V~3.3V~3.47V	0.357A 0.069A
+5V	Ibex Peak : Core well Ref. voltage SATA ODD SATA HDD(2.5" x SSD) ALC662S : AVDD Touch Screen LCD Panel USB: x 12 ports	4.75V~5V~5.25V 5V	0.001A 6A
+12V			
+3V_S5	Ibex Peak : Intel Management Engine Ibex Peak : Suspend well I/O Buffer Ibex Peak : HD Audio controller Suspend Voltage LAN 82578DM : VDD CLK Gen_CK505 : VDD EC(IT8512) : VSTBY SPI FLASH ROM	3.14V~3.3V~3.47V 3.14V~3.3V~3.47V 3.14V~3.3V~3.47V	0.086A 0.168A 0.006A
+5V_S5	Ibex Peak : Suspend well Ref. Voltage	4.75V~5V~5.25V	0.001A
	INVERTER : Vin FAN_CPU		
+3VPCU			
+5VPCU			
15VPCU			
VIN			







## Voltage Rails

Power	Voltage	S0	S3	S4	S5	PCU	G3	Crit Signal
+VCCRTC	3V	ON	ON	ON	ON	ON	ON	
VIN	19.5V	ON	ON	ON	ON	ON	OFF	Adapter In
+5VPCU	5V	ON	ON	ON	ON	ON	OFF	Adapter In
+3VPCU	3.3V	ON	ON	ON	ON	ON	OFF	Adapter In
+5V_S5	5V	ON	ON	ON	ON	OFF	OFF	S5_PWRON
+3V_S5	3.3V	ON	ON	ON	ON	OFF	OFF	S5_PWRON
+5V_S3	5V	ON	ON	OFF	OFF	OFF	OFF	S3_SV_EN
+1.5V_S0S	1.5V	ON	ON	OFF	OFF	OFF	OFF	SUSION
S0SD0_VTSSK	0.75V	ON	OFF	OFF	OFF	OFF	OFF	SUSION
+12V	12V	ON	OFF	OFF	OFF	OFF	OFF	MAINON
+5V	5V	ON	OFF	OFF	OFF	OFF	OFF	MAINON
+3V	3.3V	ON	OFF	OFF	OFF	OFF	OFF	MAINON
+1.5V	1.5V	ON	OFF	OFF	OFF	OFF	OFF	MAINON
+1.05V	1.05V	ON	OFF	OFF	OFF	OFF	OFF	MAINON
+1.8V	1.8V	ON	OFF	OFF	OFF	OFF	OFF	MAINON
+1.1V_VTT	1.1V/1.05V	ON	OFF	OFF	OFF	OFF	OFF	MAINON
V_A03	777V	ON	OFF	OFF	OFF	OFF	OFF	GFX_VR_EN
+VCC_CORE	777V	ON	OFF	OFF	OFF	OFF	OFF	VRON

[illegible]




# ZN7 SMBus Block Diagram



NAME	GPIO/PIN	I/O	DESCRIPTION	ACTIVE
		I		INITIAL : HIGH / ACTIVE : LOW
		B		
		I		
		I		
		O		
		O		
		I		
		O		
		O		
		O		
		O		
		I		
		O		
		O		
		O		
		O		
		I		
		I		
		I		
		I		
		I		
		I		
		I		
		O		
		O		
		O		
		I		
		I		


NAME	GPIO/PIN	I/O	DESCRIPTION	ACTIVE
		I		
		B		
		I		
		I		
		O		
		O		
		I		
		O		
		O		
		O		
		O		
		I		
		O		
		O		
		O		
		O		
		I		
		I		
		I		
		I		
		I		
		I		
		I		
		O		
		O		
		O		
		O		
		I		
		I		






Place each 0.1uF cap as close as possible to each VDD IO pin. Place the 10uF caps on the VDD\_IO plane.

### CPU\_CLK select





	0	1
CPU_SEL	CPU0/1=133MHz (default)	CPU0/1=100MHz

### SMBus




### CLK Enable



**Quanta Computer Inc.**  
**PROJECT : ZN9**



Size	Document Number	Rev
	<b>Clock Generator</b>	F
Date:	Monday, March 29, 2010	Sheet 9 of 51



CFG	H	L	Notes
0			H:1x16, L:2x8
1	RSVD		
2	RSVD		
3	NORM	RSVD	LANE REVERSAL
4	DISABLE	ENABLE	DP PRESENCE
5	RSVD		
6	RSVD		


CFG 0-6 all internal PULL-UP

Need to be placed close to processor  
to minimize ESD risk



CAD NOTE:


PLACE TDO TERMINATION NEAR XDP CONNECTOR  
PLACE TCK/TDI/TMS END TERMINATION NEAR CPU





**Quanta Computer Inc.**




**PROJECT : ZN9**



Size	Document Number <b>MCP (CLK/CTRL/MISC)</b>	Rev F
Date:	Monday, March 29, 2010	Sheet 10 of 51


























# CHANNEL A DIMM 1



FOX H:5.2 white  
PCB Placement










PC2100 DDR3 SDRAM SO-DIMM (204P)





DDR3-DIMM0\_H=5.2\_Standard


M\_B\_DQ32-----JDIM4.130-----JDIM3.130  
M\_B\_DQ36-----JDIM4.129-----JDIM3.129  
M\_B\_DQ41-----JDIM4.147-----JDIM3.147  
M\_B\_DQ43-----JDIM4.149-----JDIM3.149  
M\_B\_DQ45-----JDIM4.159-----JDIM3.159  
M\_B\_DQ40-----JDIM4.157-----JDIM3.157



DDR3-DIMM0\_H=5.2\_Standard








 <div style="display: inline-block; vertical-align: middle;"> <h1 style="margin: 0;">Quanta Computer Inc.</h1> <h2 style="margin: 0;">PROJECT : ZN9</h2> </div>		
Size	Document Number <b>DDR3 CHB DIMM 1</b>	Rev <b>F</b>
Date:	Monday, March 29, 2010	Sheet 20 of 51








## HDA Bus



Place all series terms close to PCH except for SDIN input lines, which should be close to source. Placement of R773, R775, R776 & R777 should equal distance to the T split trace point. Basically, keep the same distance from T for all series termination resistors.

## PCH SPI



Intruder Detect: This signal can be set to disable system if box detected open.


**HDA\_SYNC (PCH strap pin)**  
Internal weak pull-down  
VCCVPM=>+1.8V (default)  
external pull-up  
VCCVPM=>+1.5V



## PCH Strap Table


Pin Name	Strap description	Sampled	Configuration	ZN7 note												
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3V 												
INIT3_3V	Reserved	PWROK	1 = Default (weak pull-up 20K) Should not be pull-down													
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)													
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+VCCRTC 												
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table border="1"><thead><tr><th>GNT1#</th><th>GNT0#</th><th>Boot Location</th></tr></thead><tbody><tr><td>1</td><td>1</td><td>SPI</td></tr><tr><td>1</td><td>0</td><td>PCI</td></tr><tr><td>0</td><td>0</td><td>LPC</td></tr></tbody></table>	GNT1#	GNT0#	Boot Location	1	1	SPI	1	0	PCI	0	0	LPC	
GNT1#	GNT0#	Boot Location														
1	1	SPI														
1	0	PCI														
0	0	LPC														
GNT0#	Boot BIOS Selection 0 [bit-0]	PWROK														
GNT2# / GPIO53	ESI strap (Server only)	PWROK	Should not be pull-down (weak pull-up 20K)	USE GPIO PIN												
NV_ALE	Intel Anti-Theft HDD protection	PWROK	0 = Disable (Internal pull-down 32ohm)	+1.8V 												
NV_CLE	DMI Termination voltage	PWROK	weak pull-down 32ohm	+1.8V 												
HDA_DOCK_EN#/GPIO33	Flash Descriptor Security	PWROK	0 = Override 1 = Default (weak pull-up 20K)													
SPI_MOSI	iTPM function Disable	MEPWROK	0 = Default (weak pull-down 20K) 1 = Enable	+3V 												
HDA_SDO	Reserved	RSMRST#	Should not be pull-up (weak pull-down 20K)													
GPIO8	Reserved	RSMRST#	Should not be pull-down (weak pull-up 20K)	+3V_SS 												
GPIO27	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (weak pull-up 20K)													
HDA_SYNC	On-die PLL PWR supply select	RSMRST#	0 = 1.8V supply (weak pull-down 20K) 1 = 1.5V supply	use default (0 = 1.8V supply)												
GPIO15	Reserved	RSMRST#	0 = TLS Confidentiality 1 = TLS Confidentiality	+3V_SS 												

WWW.AliSater.Com


## IBEX PEAK-M (HDA, JTAG, SATA)








## GPU RST#




## Output To CPU

## GPIO Pull-up/Pull-down




## 8/5:Default Pull High

SV_SET_UP	1-X High = Strong (Default)
-----------	-----------------------------







Integrated Clock Chip Enable	
BOARD_ID0	High = Discrete Low = SW
RSV_GPIO8	High = Disable Low = Enable





IBEX PEAK-M (GND)







01/13 Change the CON5 P.25 Metname from "8028\_RST" to "PLTRST#"

01/27 Change the Scalar Board CON5 P.6 from 12V to 3V



02/01 Stuff the D4 for RSD test

02/05 Change the CON5 (DP CONN) from right angle type to vertical type (DFPH30MS760)



02/05 Change the CON5 (DP CONN) P1,P3,P5 connector +5V power rail for fix scalar power sequence



02/05 Change CON2 P/N to DFW50MR004



02/05 Change CON2 P/N to DFW50MR004



02/05 Change CON2 P/N to DFW50MR004

Thermo SMBus

MXM VIN Power switch

MXM 3V/5V Power switch

To low power status mode

To EC

For CRT Debug

Quanta Computer Inc.

PROJECT : ZN9






Rev 1

Doc. No. QCP-001

Rev. 1.0


Dec. 2010

Page 27 of 31







# AUDIO AMPLIFIER

12/22 Add AR70/AR71 near the CODEC by ADI demanded



02/05 Change CON6 from 4PIN to 5PIN (DFHD05MS041)  
Change CON7 from 5PIN to 4PIN (DFHD04MR103)





1/28 ME change from 4 to 5pin.  
2/5 Change CON6 footprint from 50273-0050n-001-5p-r to 50273-0050n-001-5p-L



Quanta Computer Inc.  
PROJECT : ZN9

Size	Document Number	Rev
	AMP (SSM2306)	F
Date:	Monday, March 29, 2010	Sheet 29 of 51




02/08 Change CN28 P/N to DFHS38FR002

As close as possible to  
CCN28 Pin38





HPspec: It illuminates when a card is inserted into the connector and flashes with read/write activity.



Share Pin

Share Pin	XD	MS	SD
SP1	XDR/B#	MS_CLK	SD_WP
SP2	XD_RE#	MS_IN#	
SP3	XD_CE#		SD_D1
SP4	XD_CLE	MS_D7	SD_D0
SP5	XD_ALE	MS_D3	SD_D7
SP6	XD_WE#		SD_CD#
SP7	XD_WP	MS_D6	SD_D6
SP8	XD_D0	MS_D2	SD_CLK
SP9	XD_D1	MS_D0	SD_D5
SP10	XD_D2		SD_CMD
SP11	XD_D3	MS_D4	SD_D4
SP12	XD_D4	MS_D1	SD_D3
SP13	XD_D5	MS_D5	SD_D2
SP14	XD_D6	MS_BS	





 <div> <b>Quanta Computer Inc.</b>  <b>PROJECT : ZN9</b> </div>		Rev F
Size	Document Number <b>JMB380 CR &amp;1394</b>	
Date: Monday, March 29, 2010	Sheet 30 of 51	


## SATA HDD CONNECTOR

From PCH SATA



CAP. Close connect side



## SATA HDD CONNECTOR




## SATA CD-ROM




## SATA ODD CONNECTOR

USB connector same as ZN6




2/1 ADD ESD protection diodes in IO/B signal pin(CN7 P.3/P.4/P.5)






TV


02/05 Change CN26/CN27 P/N to DFHD52MS035









02/01 Stuff the U36 and D30,D31(and change the P/N and footprint) for ESD test





## WEB CAM MODULE




## MULTI-TOUCH

HP spec:USB header for touch controller must be able to support 3.0 A.






- 01/13 Change the Netname from "8028\_RST" to "PLTRST#"
- 01/27 Change the Scalar Board CON5 P.6 from 12V to 3V
- 02/05 Change the CON4(DP CONN) from right angle type to vertical type (DFHD30MS760)
- 02/05 Change the CON4(DP CONN) P1,P3,P5 connector +5V power rail for fix scalar power sequence




### DP I/P and ctrl signal from MB

02/05 Change CON3 P/N to DFWF50MR004





### EEPROM IIC Selection

PANEL EDID DATA 02/02 un-stuff the R683 and Stuff the R684





02/02 un-stuff the R631 and Stuff the R685


## PANEL VCC CONTROL



	Scalar_BL_EN	INT_LVDS_BLON	MXM_LVDS_BLON
Clarkdale - UMA LVDS	0V	3.336V	0V
Clarkdale+MXM -MXM LVDS	0V	0V	3.29V
Lynnfield+MXM - MXM LVDS	0V	0V	3.289V
Clarkdale+MXM + Scalar - Scalar LVDS	3.183V	0V	0V
Lynnfield +MXM + Scalar - Scalar LVDS output	3.177V	0V	0V




# CRT for Debug




**Quanta Computer Inc.**  
**PROJECT : ZN9**

Size	Document Number	Rev
	<b>CRT</b>	<b>F</b>
Date	Monday, March 29, 2010	Sheet 36 of 51



Note 1: Since all GPIO belong to VSTBY power domain, and there are some special considerations below:  
(1) If it is output to external VCC derived power domain circuit, this signal should be isolated by a diode such as KBRST4 and GA20.  
(2) If it is input from external VCC derived power domain circuit, this external circuit must consider not to float the GPIO input.  
Note 2:  
(1) Each input pin should be driven or pulled.  
(2) Each output-drain output pin should be pulled.  
Layout Note:  
Place R471, R498, R534 within 500 mils from SPI Flash. Place R567 within 500 mils from R534; R520 within 500 mils from R498 and R570 within 500 mils from R471.


For Debug use





Layout Note:  
32.768KHz clock lines:  
a. If possible, please avoid using any through-hole.  
b. Please make the trace length short, and the trace width wide enough.  
c. The spacing to the closest neighbor should be wide enough.



	MID3	MID2	MID1
EVT PCBA	0	0	0
	0	0	1
	0	1	0
	0	1	1

Cancel Braidwood function

		<b>Quanta Computer Inc.</b>	
		<b>PROJECT : ZN9</b>	
Size	Document Number		Rev
	<b>BRAIDWOOD</b>		<b>F</b>
Date:	Monday, March 29, 2010		Sheet 38 of 51





### 20 pin for USB3.0 Controller





The aqua-white (470  $\pm$  5 nm) color is used to indicate the system is powered on and in the S0 state. The amber (590  $\pm$  5 nm) color is used to indicate the system is in one of the standby states (S3, S4, S5).


PWRBTN# must pull up to PCU power well



02/03 delete the R607/R608/R609/SW1/SW2/SW3  
Add ESD\*3 and CN?  
Volume Control function change to Daughter(B)

## G-Sensor





bsh-060-01-1-d-60p-1dv

PLACE TCK/TDI/TMS END TERMINATION NEAR CPU

## PCH XDP Connector







CN15

1

2

3


4

5



AN CONN


I





# CPU AXG






$$\begin{aligned} \text{del\_IL} &= (19\text{V} - 1.5\text{V}) * 1.5\text{V} / (0.88\text{u} * 400\text{K} * 19\text{V}) = 3.92\text{A} \\ (10\text{uA} * \text{PR26} / \text{Rdson}) + \text{del\_IL} / 2 &= \text{Iocp} \\ (10\text{uA} * 4.1\text{K} / 2.15\text{m}) + \text{del\_IL} / 2 &= 21.029\text{A} \end{aligned}$$


1.1V  
30A  
OCP:36A














3VPCU & 5VPCU  
+3V\_S5 & +5V\_S5  
+3V & +5V







02/05 delete the H22 location

File		
<Title>		
Size	Document Number	Rev
C	<Doc>	F
Date	Monday, March 29, 2010	Sheet 50 of 51

[illegible]

 <b>Quanta Computer Inc(QCI).</b> 211, Wen Hua 2nd Rd., Kwei Shan, Tao Yuan 33377, Taiwan Tel. +886-3-327-2249	
Title	
Timing Diagram	
Size D	Document Number ELS
Date: Monday, March 23, 2010	Sheet 51 of 51